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Abstract 
This paper is a special issue from the work presented in the 
Advanced Electromagnetics Symposium 2012 (AES’12) 
which presents an enlarged study about the 50-% 
propagation-time assessment of cascaded transmission lines 
(TLs). First and foremost, the accurate modeling and 
measurement technique of signal integrity (SI) for high-rate 
microelectronic interconnection is recalled. This model is 
based on the reduced transfer function extracted from the 
electromagnetic (EM) behavior of the interconnect line 
RLCG-parameters. So, the transfer function established 
takes into account both the frequency dispersion effects and 
the different propagation modes. In addition, the transfer 
function includes also the load and source impedance 
effects. Then, the SI analysis is proposed for high-speed 
digital signals through the developed model. To validate the 
model understudy, a prototype of microstrip interconnection 
with w = 500 µm and length d = 33 mm was designed, 
simulated, fabricated and tested. Then, comparisons between 
the frequency and time domain results from the model and 
from measurements are performed. As expected, good 
agreement between the S-parameters form measurements 
and the model proposed is obtained from DC to 8 GHz. 
Furthermore, a de-embedding method enabling to cancel out 
the connectors and the probe effects are also presented. In 
addition, an innovative time-domain characterization is 
proposed in order to validate the concept with a 2.38 Gbit/s-
input data signal. Afterwards, the 50-% propagation-time 
assessment problem is clearly exposed. Consequently an 
extracting theory of this propagation-time with first order 
RC-circuits is presented. Finally, to show the relevance of 
this calculation, propagation-time simulations and an 
application to signal integrity issues are offered. 
 
1. Introduction 
Over the last 50 years, the tremendous growth of the 
microelectronics industry has lead to an incessant increase 
of operating frequencies and integration scale densities of 
the chips and the electronic systems [1]. The combination of 
the functional diversification (“More than Moore”) and the 
integration technologies (“More Moore”) lead to new EMC 
challenges in order to make coexisting these micro-systems 
in restricted environments [1-2]. This arrangement of 
technologies is the worthwhile and strategic work to target 
in order to obtain a high value system [2-4]. In addition to 
this constant increase in density, since the digital systems 
reach very high data rates, the fidelity of these RF-digital 
signals must be taken into account by designers [3-6], [11]. 
In order to preserve the acceptable functioning of modern 
high speed digital electronics, since the early 1990s, critical 
requirements on the signal integrity (SI) were established 
[3], [5-6]. It is widespread that all electronic products have 
the same configuration, there are drivers that outputting 
signals to receivers through the interconnects [6]. This 
statement illustrates that the effects of interconnection lines 
cannot be neglected [7-8], for integrated circuits (ICs) [9] 
and PCBs [10-11]. 
Subsequently, one of the most important degradations in 
such systems is linked to the interconnection modeling for 
high-speed applications [1-3], [6], [12]. For this reason, 
more and more accurate interconnection network models are 
necessary to balance correctly the signals at different stage 
of the electronic boards [10-12]. A fast and accurate 
modeling of PCB TLs (Printed Circuit Boards Transmission 
Lines) for high-rate digital-mixed signal interconnects has 
been recently performed [13-14]. Whereas PCBs or TLs are 
well-known since the early of 1980s [15], some 
improvements seem to be still required [11] for the better 
understanding of the physical behavior [16] and the signal 
integrity forecasting for modern applications [17-22]. 
Indeed, facing to the widespread microwave theory, the PCB 
interconnects require faster and more accurate broadband 
models [18] and measurement techniques [23]. Therefore 
this field of investigation is extremely attractive, in 
particular for differential TLs or multilayer TLs [17] and 
time-domain analysis [24-25]. Undeniably, over the last five 
years many enhancements about the knowledge of TLs 
behavior have been highlighted [16-26]. Despite this 
technical progress, a major issue is inherent to the time-
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domain prediction [27] and the calibration process [23]. In 
fact, the de-embedding technique is the critical point in 
order to accomplish a good agreement with the models [28]. 
Consequently, the ABCD matrix is one parameter which 
allows one to explore this bottleneck [17], [29], particularly 
for estimating the transient responses [25-28]. This 
statement motivates us to develop simpler and faster models 
to forecast the transient responses for digital interconnection 
lines on PCBs to help designers for high-speed applications 
[13-14], [30]. Moreover, as exposed above, interconnects 
play an important role in designing modern electronic and 
microelectronic systems. So the degradations engendered by 
these interconnects can be partially reduced by the repeaters 
insertion [31] or completely reduced using the NGD concept 
as recently introduced [32-35]. 
Furthermore, since the early 1990s, it has been evidenced 
that the interconnect delays of high speed digital IC 
dominate widely gate delays [1]. In telecommunication area, 
these technological issues can be sources of distortions, 
asynchronous effects of the transmitted analog signals and 
erroneous symbols of numerical data. In order to deal with 
this difficulty, intensive researches for the enhancement of 
on-chip interconnects have been conducted [36-41]. To 
estimate the interconnect delay, the most popular method is 
based on the use of RC-models as introduced by Elmore in 
1948 [42-54]. In that case, the propagation delay expression 
can be established only from the first order approximation of 
the system transfer function. The main advantage of this 
model lies on its simplicity and its possibility for fast delay 
estimation when considering sophisticated signal paths of 
integrated system. However, its drawback is its drastic high 
imprecision compared to other high order delay models. It 
was reported that Elmore model can involve to more than 
30-% relative errors [55-57]. For this reason, more accurate 
approximated second order RLC model with closed form of 
delay times (propagation-, rise-/fall- and settling- time 
delays) were developed in [55-57]. Furthermore, as 
developed in [56-57], authors determine the step unit 
response of lumped RLC tree networks via second moments 
of the polynomial transfer function. Then, they deduce the 
basic characteristics of the transient response (over- or 
under-damped responses) and propose also the specific 
expression of 2nd order propagation delay. The main 
advantage of this 2nd order delay model is the fact that it 
enables to investigate the signal delay with good accuracy 
even for non-monotone time-domain responses. 
Furthermore, compared to SPICE-computation, this model 
can guarantee relative errors lower than 5%. 
Propagation delay Tp is one of the fundamental important 
parameters for the evaluation of the numerical-analogue 
high-speed system characteristics. This delay plays an 
important role for the interconnect structure optimization 
[58]. In fact, the propagation delay can limit the speed or the 
rate fmax of the operating data as explained by the relation: 
 
 
pT
f
1
max  .    (1) 
Till now, the most popular model for estimating the 
propagation delay was established by Elmore [9], [59-61]. 
To overcome this technical limitation, in this paper, a 
modeling method of cascaded system propagation delay is 
established. To gain a better understanding, this paper is 
structured in five sections, with the first third sections from 
the works presented in [70]. Section 2 offers the theoretical 
approach of extracting the RLCG model of microstrip lines. 
First of all, the characteristic impedance and the propagation 
constant including frequency dispersion and propagation 
modes effects are established in function of the geometrical 
and physical properties of the interconnect line. Then the 
overall voltage transfer function for an interconnected 
electronic system is extracted, including source impedance 
and load impedance effects. In order to demonstrate the 
relevance of this model, Section 3 presents frequency- and 
time-domain investigations performed with an original 
“omega” shape interconnect line. The validation process will 
be presented by considering frequency-/time-domains 
measurements achieved with the innovative improved 
TDR / TDT (Time-Domain Reflectometry / Time-Domain 
Transmissiometry) equipment introduced in [62-69]. This 
allows one to illustrate the evidence of the effects of 
connectors and the de-embedding process consequences. 
Subsequently, the trouble in evaluating properly the 
propagation time is exposed, thus a theory of propagation-
time extraction is presented in Section 4. This theoretical 
study is followed by verification results reported in 
Section 5. Finally, the last section draws the conclusion of 
the paper. 
 
2. Theoretical approach 
This section is structured in two paragraphs. First, we recall 
the characterization theory of microstrip lines including the 
extraction method of per unit length parameters R, L, C and 
G. Then, knowing the RLCG-model of the line, the 
analytical expressions of the transfer function and the access 
impedances of the line are introduced in the second 
paragraph. 
2.1. Electromagnetic parameters extraction of a single 
transmission line (TL) 
One considers a microstrip TL, of length d, with EM 
(Electromagnetic) parameters propagation constant 
)()()(  j  (with 1j ) and characteristic 
impedance, Zc(ω), defined from physical properties 
(permittivity r, dielectric loss tangent tan, metal 
resistivity …) and geometrical properties (width w, 
metallization thickness t and substrate height h) in function 
of the frequency as sketched on Figure 1. 
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Figure 1: Geometrical representation of a microstrip TL. 
 
According to the microwave theory [15], the well-known 
microstrip line synthesis and analysis relations [20], which 
are used in the EMDS (Electromagnetic Design System) 
environment of ADS (Advanced Design System) simulation 
tool, permit to extract the characteristic impedance: 
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0 is the air impedance and eff is the effective relative 
permittivity of the medium. In order to reach a better 
accuracy, this model must be valid a wide frequency 
bandwidth. For this reason, frequency dispersion effects can 
be taken into account if the characteristic impedance is 
considered as follow: 
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And by replacing hwu  , eff is given by: 
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In this reminder, it is worthy of note to mention that a 
particular point of attention should be considered regarding 
the effective width weff of the structure. Indeed, a conformal 
transformation should be performed with respect of the 
value of u [15] as follow: 
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One also considers the propagation mode effects, hence the 
propagation constant in function of the frequency can be 
written, by denoting c the celerity, as: 
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includes the metallic conductor and the dielectric losses 
respectively given by: 
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For the calculation including the radiating losses, more 
explicit analytical expressions of the propagation constant 
real part or the per unit length losses constant α(f) is 
presented in [15-16]. Since the RLCG model is associated 
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with the propagation constant and the characteristic 
impedance of the transmission line as: 
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one can also extract straightforwardly the RLCG parameters 
of any interconnect lines by substituting [13]: 
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2.2. Voltage transfer function determination of a TL 
Getting an accurate voltage transfer function (VTF) of an 
interconnection line yields to determine the domain of 
validity of the presented equations (2) to (15). The simpler 
approximation that one can provide is to bound the upper 
frequency, fmax, in function of the substrate height [11] as: 
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In this case one can assume that the TL offers quasi-TEM 
solution for propagating. Hence, the TL is characterized by 
the following ABCD matrix [15]: 
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One proposes the real electronic system like two gates 
connected together through a PCB interconnection line, as 
depicted on Figure 2 for evaluating the SI. 
 
 
InterconnectSource Load
d
Zc , 
ZS ZLVi Vo
 
 
Figure 2: Circuit diagram representing interconnect line driven by source gate with impedance ZS and loaded by input 
impedance ZL. 
 
 
Since, the SI assessment is based on the equivalent analog 
bandwidth of a considered input signal. Consequently, the 
RLCG-interconnection VTF should present the same 
bandwidth, this becomes challenging especially for high-
rate signal due to important rise times [13]. Indeed, the 
equivalent frequency bandwidth BW for a trapezoidal signal 
is related to the 10% to 90% rise time, tr 90-10, as: 
1090
35.0


rt
BW .    (24) 
As a result, the frequency-domain of validity of the VTF 
must satisfy relations (22) and (24). So, the overall TL 
transfer matrix Mij including the source ZS, and load ZL, 
impedances within the frequency band of interest is given 
by the matrix product expressed in (25). Afterwards, SI 
parameters can be established straightforwardly from the 
impedance matrix and the transient responses [14]. 
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In fact, the VTF denoted H(jω), the input impedance Zin(jω), 
the output impedance Zout(jω) and the transfer impedance 
ZT(jω) of the considered system of the Figure 2 are 
respectively summarized in Table 1: 
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Table 1: Summary of extracted frequency-domain SI parameters. 
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3. Frequency- and time-domain investigations 
As concrete proof-of-concept, the “omega” shape microstrip 
interconnect displayed in Figure 3 was considered and 
characterized by the TDR/TDT techniques. The equipment 
used in this experiment applies de-noising algorithms [68] 
on all the 40-GHz instantaneous bandwidth TDR/TDT 
traces. This allows performing straightforwardly and 
accurately the de-embedding of the SMA connectors in [62]. 
The interconnect-under-test (IUT) presents a width 
w = 0.5 mm, and a length d = 32.944 mm printed on the 
FR4-epoxy substrate, of height h = 1.6 mm, having relative 
permittivity εr = 4.4. Figure 4 represents the schematic 
diagram of the circuit tested by considering an 
interconnection with complex form. This interconnect 
corresponds to the length of PCB interconnections for 
mixed-circuit as PLL or clock distribution [69]. 
 
16mm1
1m
m
 
 
Figure 3: Interconnect microstrip line under test. 
 
 
EM full-wave simulations of the 3-D structure represented 
by the black box of Figure 4 were performed in the EM 
design system environment, “Momentum”, of ADS 
microwave/electronic tool. This IUT was also modeled with 
the method proposed in Section 2. 
 
vi(t)
Rs
RL vo(t)
EM-model of the
interconnect line
CL
ZL
 
 
Figure 4: Schematic diagram used for the EM/circuit co-test. 
 
3.1. Assessing the de-embedding effects 
At present time, the de-embedding process of the SPARQ is 
under consideration. First, the IUT is characterized with 
using a VNA (Vector Network Analyzer) within the 
frequency-domain from 100 kHz to 8.5 GHz. The 
calibration was made in SOLT including port extension 
(open and short) of the universal test fixture for PCB, as 
presented by the photograph in Figure 5.  
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Figure 5: Universal test fixture used for the IUT 
characterization 
 
Afterwards, comparison was made with the SPARQ 
measurement in the time-domain for de-embedding ports 1 
and 2. The ports are de-embedded via an algorithm that uses 
S-parameter measurement, and thus the S-parameters for 
these components must be known prior to the time of 
measurement. Hence, SPARQ calculates first the gated-
port’s S-parameters and then uses them in de-embedding 
connectors [62, 63]. Table 2 proposes the comparison 
between the time delays engendered by the connectors 
obtained from VNA with port extension (SOLT calibration) 
and TDR/TDT measurement performed with the SPARQ. 
Then, the S-parameters were also obtained with the SPARQ 
measurement within the time-domain including the “gating” 
process for de-embedding connectors [62-63], [68]. 
Hereafter, magnitude of the S11 (a), S21 (b) and phase of the 
S21 (c) are offered in Figure 6, from the EM simulation 
(black continuous curves), the proposed model (blue dashed 
curves), the VNA measurement (green dashed curves) and 
the SPARQ measurement (red continuous curves). 
Table 2: Port extension for de-embedding connectors. 
Port VNA SPARQ 
Port 1  91.4 ps 90 ps 
Port 2 90.5 ps 89 ps 
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Figure 6: Comparisons of S11-amplitude (a) and S21-
amplitude (b) and S21-phase (c) from the EM model 
obtained from momentum, the developed model, the VNA 
measurement and the TDR/TDT measurement. 
 
 
 
 
 
 
Port 1 Port 2 
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3.2. Application to the signal integrity forecasting 
Using the SI Studio feature, a noisy digital-mixed input vin 
with 2.38-Gbit/s rate and 42-ps rise-time was simulated. 
Then, in order to emulate SI parameters degradation by 
considering Rs = 20 Ω, RL = 500 Ω and CL = 2 pF, the 
Virtual-Probing was performed [44]. 
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Figure 7: Comparison between the different techniques for a 
NRZ noisy 2.38 Gpbs input signal. 
 
Indeed, the SI Studio capability allows one to forecast the 
transient response of the system as shown by Figure 7. In 
addition, comparisons were made between the transient 
responses obtained from SI Studio with the VNA (green 
dashed curves) and the SPARQ measurements (red 
continuous curves) and between the simulations obtained 
from the developed model (blue dashed curves) and from 
ADS (ocher dashed curves). An excellent correlation was 
found between the VNA results and the SPARQ 
measurements that give evidence of the de-embedding 
method efficiency. In addition a very good agreement is 
established between the developed theoretical model and 
the measurements. 
A major issue in signal integrity is inherent to the accurate 
assessment of the 50%-propagation time. Indeed, this latter 
is linked to the group delay of the system which evolves 
considerably in a wide frequency band. To manage this 
problem some complicated numerical approaches exist, but 
this difficulty increases when one considers cascaded 
transmission lines. 
4. Theoretical extraction of the propagation-time 
For the complex structures composed of different systems in 
cascade as the circuit network depicted in Figure 8, the sum 
of the Elmore propagation delay is generally used [44-47]: 
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.   (26) 
 
But this relation is susceptible to generate a relative error 
higher than 35 % [50][56-57]. 
 
R1
C1
R2
C2
Rk Rn
Cn
input
Ck
vin vout
output
 
 
Figure 8: RC-network composed of n-cells in cascade. 
 
It is well-known that the voltage transfer function (VTF) of 
linear circuits can be expressed as: 
 




n
k
k
k
n
sa
sG
1
1
1
)( ,   (27) 
In this case, the Elmore model propagation delay induced by 
this system is written as [42]: 
 
 1aTpElmore  .   (28) 
 
As argued above this expression present a very high 
inaccuracy [50][56-57], so, in the next paragraphs, we will 
develop mathematical expressions enabling to realize more 
precise value of propagation delay associated to more 
generalized systems. 
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4.1. Transfer function modeling of cascaded RC-
network 
This subsection focus is on the modeling of the RC network 
introduced in Figure 8 for k = {1…n}. Being given that this 
lumped network is a linear circuit, its transfer equation 
should be governed also by a linear differential equation. 
This finding leads us to suppose that the elements of the 
ABCD-matrix: 
 
  






)()(
)()(
)(
,22,21
,12,11
sTsT
sTsT
sT
nn
nn
n ,  (29) 
as polynomial expressions having real coefficients. So that, 
the two first elements )()(,11 sAsT nn   and 
)()(,12 sBsT nn  can be written as: 



n
k
k
kn sasA
1
1)( ,   (30) 



n
l
k
kn sbsB
0
)( ,   (31) 
with ak and bk are real coefficients. For n = 1, one takes the 
initial value: 
sCRsA  111 1)( ,   (32) 
11 )( RsB  .    (33) 
 
For k = {1,…,n}, The whole ABCD-matrix can be 
determined with the successive matrix product [71]: 
    










 1
1
)()(
1
111
1
sC
RsCR
sTsT
k
kkk
kk , (34) 
with 
  








1
1
)(
1
111
1
sC
RsCR
sT .  (35) 
 
The coefficients ak and bk can be determined easily via 
substitutions of expressions (30) and (31) into relation (34). 
This yields the following iterative relations enabling the 
calculation of three first coefficients corresponding to ak(l) 
and bk(l) for l = {0, 1, 2}. So, by identification of )(,11 sT n -
coefficients, the following expressions are established [71]: 
 





 1)0()1(
0
)1( 111
kifCRbCa
kifCR
a
kkkkk
k
, (36) 





 1)1()1()2(
00
)2(1
kifbCaCRa
kif
a
kkkkkk
k
,(37) 
 
The same analysis applied to the )(,12 sT n -coefficients 
permits to demonstrate the following expressions: 





 1)0(
0
)0( 11
kifRb
kifR
b
kk
k
,  (38) 





 1)1()1(
00
)1(1
kifaRb
kif
b
kkk
k
, (39) 





 1)2()2(
00
)2(1
kifbaR
kif
b
kkk
k
. (40) 
By using this polynomial characteristic function, in the next 
section, we will evaluate the propagation delay for the high-
order linear systems.  
4.2. Propagation delay modeling of first order cascaded 
systems 
For the better illustration, knowing the real constants a  and 
b , one assigns the hereafter elementary transfer function: 
s
sG
a
a


1
1
)( ,   (41) 
and 
s
sG
b
b


1
1
)( .   (42) 
For the sake of simplification, the following 50%-
propagation delays are considered: 





abbpap
babpap
ifTT
ifTT




,
,
, (43) 
So that one denotes   the real constant higher 1 given by: 



p
p
T
T
 ,    (44) 
One demonstrates mathematically that if 4 , the 50%-
propagation delay associated to the cascaded system with 
transfer function )()()( sGsGsG ba   is defined as: 








  
1
41.0 eeTT pp .  (45) 
In the contrary case 4 , it is expressed as follows: 




pp TT 










2ln
1
2
ln
.   (46) 
To verify the effectiveness of this theoretic concept, in the 
next section, validation results are proposed. 
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5. Application to the analysis of the SI issues 
Up to certain frequency bandwidth, the microstrip 
interconnect circuit depicted in Figure 9 can be assumed as 
an RC-network cascaded. RS and CL represent respectively 
the source resistance and the load capacitance. 
 
R s
C l v out
TL1(w1,d1) TL2(w2,d2) TL3(w3,d3)
v in
 
Figure 9: Microstrip lines in cascade. 
 
Let us consider the structure as presented above having the 
characteristic summarized in Table 3 and depicted on Figure 
10. The physical dimensions of the interconnections are 
printed on the FR4-substrate (relative permittivity εr = 4.4 
and height h = 500 µm). By applying the modeling method 
introduced in [13] and [70] one evaluates the per unit length 
parameters at 7 GHz shown in Table 3. 
 
 
Figure 10: Microstrip lines in cascade understudy. 
 
Table 3: Parameters of the interconnect microstrip line 
under consideration. 
TL w (mm) d (mm) 
RU 
(Ω.m -1) 
CU 
(pF.m -1) 
TL1 0.5 10 296.46 54.40 
TL2 1.5 2.0 203.04 83.96 
TL3 0.3 20 345.56 47.05 
 
 
By considering each elementary interconnect lines by the 
following characteristic impedance: 
      sCRsZ uuc   ,  (47) 
and propagation constant: 
     sCRs uu  ,   (48) 
the corresponding m ABCD matrix of the m-th interconnect 
line, denoted [TLm], where here m = {1,2,3}, is given by: 
 
 
       
  
 
  














mm
c
mm
mmcmm
m ds
sZ
ds
dssZds
sTL
m
m



cosh
sinh
sinhcosh
)( . 
(49) 
By taking into consideration the maximum frequency 
bandwidth of a digital signal vin, any transmission lines m 
can be modeled by Nm RC-circuits if Nm respects the 
following condition: 
 
c
fd
N
mreffm
m



035.0
max 
.   (50) 
 
Thus, in the presented case the ABCD matrix of each 
transmission line m will be given by: 
 
 
mN
m
mu
m
mu
m
muu
m
N
dsC
N
dR
N
dsCR
sTL
















1
1
)( . (51) 
 
So the overall matrix denoted MTT, of the whole system 
presented in Figure 9, can be considered as: 
 
    


















 

 1
01
)(
10
1
)(
3
1 sC
sTL
R
sM
L
m
m
m
S
TT . (52) 
 
By using this relation, the two different length topologies of 
the structure presented in Figure 10 were studied. The 
number of cells characterizing each TLm by considering a 
trapezoidal input signal having 50ps rise-time is given below 
by Table 4: 
 
Table 4: Number of elementary cells for dm length in the 
case 1 and in the case 2. 
 Case 1 Case 2 
m dm (mm) Nm dm (mm) Nm 
1 10 12 1.0 2 
2 2.0 3 0.2 1 
3 20 24 2.0 3 
 
 
 
 
TL1 
TL2 
TL3 
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First, the VTF of the whole system was simulated using 
ADS with the microstrip TL model. By varying CL = {0.5, 
1.0, 2.0, 4.0} pF the magnitude (a) and the absolute phase 
(b) of the VTF is depicted on Figure 11 for case 1 and on 
Figure 12 for case 2. Then the transient responses were also 
simulated in the ADS environment by varying CL for case 1 
(Figure 13) and case 2 (Figure 14). Finally the 50%-
propagation time calculated from the described model was 
compared with the Elmore one and the equivalent RC-model 
of the TLs in SPICE (Figure 15). Results, including relative 
errors, are summarized in Table 5 to Table 8. 
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Figure 11: Frequency responses versus load CL for the 
magnitude (a) and the phase (b) of the VTF for case 1. 
 
1 2 3 4 5 6 70 8
-25
-20
-15
-10
-5
0
5
-30
10
CL = 0.5 pF CL = 1.0 pF
CL = 2.0 pF CL = 4.0 pF
V
T
F
 a
m
p
li
tu
d
e
 (
d
B
)
Frequency (GHz)
(a)
 
 
1 2 3 4 5 6 70 8
-150
-100
-50
-200
0
CL = 0.5 pF CL = 1.0 pF
CL = 2.0 pF CL = 4.0 pF
V
T
F
 P
h
a
s
e
 (
°)
Frequency (GHz)
(b)
 
Figure 12: Frequency responses versus load CL for the 
magnitude (a) and the phase (b) of the VTF for case 2. 
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Figure 13: Transient responses versus load CL for case 1. 
 
11 
 
CL = 0.5 pF CL = 1.0 pF
CL = 2.0 pF CL = 4.0 pF
Vin
V
o
lt
a
g
e
 (
V
)
VHigh/2
VHigh
VLow
5000 1000
Time (ps)  
Figure 14: Transient responses versus load CL for case 2. 
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Figure 15: RC-SPICE Transient responses versus load CL 
for case 2. 
 
Table 5: Comparison of the 50%-propagation delay 
computed with SPICE and calculated with the proposed 
model the Elmore one versus load CL for the case 1. 
CL 
(pF) 
ADS 
50%-Tp 
(ps) 
SPICE RC-
Circuits 50%-
Tp (ps) 
Model 
50%-Tp 
(ps) 
Elmore 
50%-Tp 
(ps) 
0.5 225.2 40.0 56.17 56.15 
1.0 244.6 47.0 71.51 71.31 
2.0 260.1 58.0 102.0 101.6 
4.0 270.2 72.0 162.8 162.2 
 
 
 
 
 
 
Table 6: Relative error between the 50%-propagation delay 
computed with the proposed model and the Elmore versus 
load CL for the case 1. 
CL (pF) 
Model Relative 
Error (%) 
Elmore Relative 
Error (%) 
0.5 74.9 75.0 
1.0 70.7 70.8 
2.0 60.7 60.9 
4.0 39.7 39.9 
 
 
Table 7: Comparison of the 50%-propagation delay 
computed with SPICE and calculated with the proposed 
model and the Elmore one versus load CL for the case 2. 
CL 
(pF) 
ADS 
50%-Tp 
(ps) 
SPICE RC-
Circuits 50%-
Tp (ps) 
Model 
50%-Tp 
(ps) 
Elmore 
50%-Tp 
(ps) 
0.5 52.1 13.0 13.92 13.91 
1.0 71.3 21.0 24.44 24.43 
2.0 97.1 32.1 44.46 44.45 
4.0 120.6 51.1 87.52 87.51 
 
Table 8: Relative error between the 50%-propagation delay 
computed with the proposed model and the Elmore one 
versus load CL for the case 2. 
CL (pF) 
Model Relative 
Error (%) 
Elmore Relative 
Error (%) 
0.5 73.2 73.3 
1.0 65.7 65.7 
2.0 54.2 54.2 
4.0 27.4 27.4 
 
6. Conclusions 
This paper reviews a modeling method of microstrip 
interconnections with reduced VTF. The theoretical 
analyses of the interconnections are recalled. Then, basic 
expressions of the VTF and access impedances including 
the driven gate and gate load are established. In order to 
validate the model established, a particular shape microstrip 
interconnect was characterized, designed and measured. 
Investigations both with frequency- and time-domain 
equipments were achieved in order to characterized PCB-
interconnects. The de-embedding technique efficiency of 
the SPARQ Signal Integrity Network Analyzer was also 
exposed. The potential use for signal integrity forecasting 
was clearly shown. An excellent agreement was found 
between modern and complicate electronic simulation tools 
and the SI studio and Virtual-Probing environments from 
SPARQ measurements.  
In addition, the interest of developed de-embedding 
technique can be applied to investigations microelectronic 
systems, as well bounding wires or lead frame effects 
compensation. In the continuation of these works, the 3D 
interconnect coupling in-package effects will be 
investigated. 
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The dilemma of assessing the 50%-propagation delay in 
high-order non-linear interconnects was shown. The role 
played by the inductive part of transmission line is really 
important rather than the pure RC-circuit assumption 
especially for microelectronic interconnects. Numerical 
modeling of interconnects is a good way to achieve the 
calculation of SI parameters and reach the existing 
polynomial theories in complex transfer function. 
Furthermore, the accurate assessing of 50%-propagation 
time, rise-time and attenuation by a signal integrity model is 
necessary to design the new innovative equalization 
technique introduced [32-35], [71]. 
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